Оцените презентацию от 1 до 5 баллов!
Тип файла:
ppt / pptx (powerpoint)
Всего слайдов:
63 слайда
Для класса:
1,2,3,4,5,6,7,8,9,10,11
Размер файла:
565.01 kB
Просмотров:
69
Скачиваний:
0
Автор:
неизвестен
Слайды и текст к этой презентации:
№1 слайд![Chapter Computer System](/documents_6/3b1ac5dbe54ace3276ff5fd31ddaec65/img0.jpg)
Содержание слайда: Chapter 1
Computer System Overview
№2 слайд![Roadmap Basic Elements](/documents_6/3b1ac5dbe54ace3276ff5fd31ddaec65/img1.jpg)
Содержание слайда: Roadmap
Basic Elements
Processor Registers
Instruction Execution
Interrupts
The Memory Hierarchy
Cache Memory
I/O Communication Techniques
№3 слайд![Operating System Exploits the](/documents_6/3b1ac5dbe54ace3276ff5fd31ddaec65/img2.jpg)
Содержание слайда: Operating System
Exploits the hardware resources of one or more processors
Provides a set of services to system users
Manages secondary memory and I/O devices
№4 слайд![A Computer s Basic Elements](/documents_6/3b1ac5dbe54ace3276ff5fd31ddaec65/img3.jpg)
Содержание слайда: A Computer’s
Basic Elements
Processor
Main Memory
I/O Modules
System Bus
№5 слайд![Processor Controls operation,](/documents_6/3b1ac5dbe54ace3276ff5fd31ddaec65/img4.jpg)
Содержание слайда: Processor
Controls operation, performs data processing
Two internal registers
Memory address resister (MAR)
Memory buffer register (MBR)
I/O address register
I/O buffer register
№6 слайд![Main Memory Volatile Data is](/documents_6/3b1ac5dbe54ace3276ff5fd31ddaec65/img5.jpg)
Содержание слайда: Main Memory
Volatile
Data is typically lost when power is removed
Referred to as real memory or primary memory
Consists of a set of locations defined by sequentially numbers addresses
Containing either data or instructions
№7 слайд![I O Modules Moves data](/documents_6/3b1ac5dbe54ace3276ff5fd31ddaec65/img6.jpg)
Содержание слайда: I/O Modules
Moves data between the computer and the external environment such as:
Storage (e.g. hard drive)
Communications equipment
Terminals
Specified by an I/O Address Register
(I/OAR)
№8 слайд![System Bus Communication](/documents_6/3b1ac5dbe54ace3276ff5fd31ddaec65/img7.jpg)
Содержание слайда: System Bus
Communication among processors, main memory, and I/O modules
№9 слайд![Top-Level View](/documents_6/3b1ac5dbe54ace3276ff5fd31ddaec65/img8.jpg)
Содержание слайда: Top-Level View
№10 слайд![Roadmap Basic Elements](/documents_6/3b1ac5dbe54ace3276ff5fd31ddaec65/img9.jpg)
Содержание слайда: Roadmap
Basic Elements
Processor Registers
Instruction Execution
Interrupts
The Memory Hierarchy
Cache Memory
I/O Communication Techniques
№11 слайд![Processor Registers Faster](/documents_6/3b1ac5dbe54ace3276ff5fd31ddaec65/img10.jpg)
Содержание слайда: Processor Registers
Faster and smaller than main memory
User-visible registers
Enable programmer to minimize main memory references by optimizing register use
Control and status registers
Used by processor to control operating of the processor
Used by privileged OS routines to control the execution of programs
№12 слайд![User-Visible Registers May be](/documents_6/3b1ac5dbe54ace3276ff5fd31ddaec65/img11.jpg)
Содержание слайда: User-Visible Registers
May be referenced by machine language
Available to all programs – application programs and system programs
Types of registers typically available are:
data,
address,
condition code registers.
№13 слайд![Data and Address Registers](/documents_6/3b1ac5dbe54ace3276ff5fd31ddaec65/img12.jpg)
Содержание слайда: Data and
Address Registers
Data
Often general purpose
But some restrictions may apply
Address
Index Register
Segment pointer
Stack pointer
№14 слайд![Control and Status Registers](/documents_6/3b1ac5dbe54ace3276ff5fd31ddaec65/img13.jpg)
Содержание слайда: Control and
Status Registers
Program counter (PC)
Contains the address of an instruction to be fetched
Instruction register (IR)
Contains the instruction most recently fetched
Program status word (PSW)
Contains status information
№15 слайд![Condition codes Usually part](/documents_6/3b1ac5dbe54ace3276ff5fd31ddaec65/img14.jpg)
Содержание слайда: Condition codes
Usually part of the control register
Also called flags
Bits set by processor hardware as a result of operations
Read only, intended for feedback regarding the results of instruction execution.
№16 слайд![Roadmap Basic Elements](/documents_6/3b1ac5dbe54ace3276ff5fd31ddaec65/img15.jpg)
Содержание слайда: Roadmap
Basic Elements
Processor Registers
Instruction Execution
Interrupts
The Memory Hierarchy
Cache Memory
I/O Communication Techniques
№17 слайд![Instruction Execution A](/documents_6/3b1ac5dbe54ace3276ff5fd31ddaec65/img16.jpg)
Содержание слайда: Instruction Execution
A program consists of a set of instructions stored in memory
Two steps
Processor reads (fetches) instructions from memory
Processor executes each instruction
№18 слайд![Basic Instruction Cycle](/documents_6/3b1ac5dbe54ace3276ff5fd31ddaec65/img17.jpg)
Содержание слайда: Basic Instruction Cycle
№19 слайд![Instruction Fetch and Execute](/documents_6/3b1ac5dbe54ace3276ff5fd31ddaec65/img18.jpg)
Содержание слайда: Instruction Fetch
and Execute
The processor fetches the instruction from memory
Program counter (PC) holds address of the instruction to be fetched next
PC is incremented after each fetch
№20 слайд![Instruction Register Fetched](/documents_6/3b1ac5dbe54ace3276ff5fd31ddaec65/img19.jpg)
Содержание слайда: Instruction Register
Fetched instruction loaded into instruction register
Categories
Processor-memory,
processor-I/O,
Data processing,
Control
№21 слайд![Characteristics of a](/documents_6/3b1ac5dbe54ace3276ff5fd31ddaec65/img20.jpg)
Содержание слайда: Characteristics of a
Hypothetical Machine
№22 слайд![Example of Program Execution](/documents_6/3b1ac5dbe54ace3276ff5fd31ddaec65/img21.jpg)
Содержание слайда: Example of
Program Execution
№23 слайд![Roadmap Basic Elements](/documents_6/3b1ac5dbe54ace3276ff5fd31ddaec65/img22.jpg)
Содержание слайда: Roadmap
Basic Elements
Processor Registers
Instruction Execution
Interrupts
The Memory Hierarchy
Cache Memory
I/O Communication Techniques
№24 слайд![Interrupts Interrupt the](/documents_6/3b1ac5dbe54ace3276ff5fd31ddaec65/img23.jpg)
Содержание слайда: Interrupts
Interrupt the normal sequencing of the processor
Provided to improve processor utilization
Most I/O devices are slower than the processor
Processor must pause to wait for device
№25 слайд![Common Classes of Interrupts](/documents_6/3b1ac5dbe54ace3276ff5fd31ddaec65/img24.jpg)
Содержание слайда: Common Classes
of Interrupts
№26 слайд![Flow of Control without](/documents_6/3b1ac5dbe54ace3276ff5fd31ddaec65/img25.jpg)
Содержание слайда: Flow of Control
without Interrupts
№27 слайд![Interrupts and the](/documents_6/3b1ac5dbe54ace3276ff5fd31ddaec65/img26.jpg)
Содержание слайда: Interrupts and the
Instruction Cycle
№28 слайд![Transfer of Control via](/documents_6/3b1ac5dbe54ace3276ff5fd31ddaec65/img27.jpg)
Содержание слайда: Transfer of Control
via Interrupts
№29 слайд![Instruction Cycle with](/documents_6/3b1ac5dbe54ace3276ff5fd31ddaec65/img28.jpg)
Содержание слайда: Instruction Cycle
with Interrupts
№30 слайд![Short I O Wait](/documents_6/3b1ac5dbe54ace3276ff5fd31ddaec65/img29.jpg)
Содержание слайда: Short I/O Wait
№31 слайд![Long I O wait](/documents_6/3b1ac5dbe54ace3276ff5fd31ddaec65/img30.jpg)
Содержание слайда: Long I/O wait
№32 слайд![Simple Interrupt Processing](/documents_6/3b1ac5dbe54ace3276ff5fd31ddaec65/img31.jpg)
Содержание слайда: Simple
Interrupt Processing
№33 слайд![Changes in Memory and](/documents_6/3b1ac5dbe54ace3276ff5fd31ddaec65/img32.jpg)
Содержание слайда: Changes in Memory and Registers for an Interrupt
№34 слайд![Multiple Interrupts Suppose](/documents_6/3b1ac5dbe54ace3276ff5fd31ddaec65/img33.jpg)
Содержание слайда: Multiple Interrupts
Suppose an interrupt occurs while another interrupt is being processed.
E.g. printing data being received via communications line.
Two approaches:
Disable interrupts during interrupt processing
Use a priority scheme.
№35 слайд![Sequential Interrupt](/documents_6/3b1ac5dbe54ace3276ff5fd31ddaec65/img34.jpg)
Содержание слайда: Sequential
Interrupt Processing
№36 слайд![Nested Interrupt Processing](/documents_6/3b1ac5dbe54ace3276ff5fd31ddaec65/img35.jpg)
Содержание слайда: Nested
Interrupt Processing
№37 слайд![Example of Nested Interrupts](/documents_6/3b1ac5dbe54ace3276ff5fd31ddaec65/img36.jpg)
Содержание слайда: Example of
Nested Interrupts
№38 слайд![Multiprogramming Processor](/documents_6/3b1ac5dbe54ace3276ff5fd31ddaec65/img37.jpg)
Содержание слайда: Multiprogramming
Processor has more than one program to execute
The sequence the programs are executed depend on their relative priority and whether they are waiting for I/O
After an interrupt handler completes, control may not return to the program that was executing at the time of the interrupt
№39 слайд![Roadmap Basic Elements](/documents_6/3b1ac5dbe54ace3276ff5fd31ddaec65/img38.jpg)
Содержание слайда: Roadmap
Basic Elements
Processor Registers
Instruction Execution
Interrupts
The Memory Hierarchy
Cache Memory
I/O Communication Techniques
№40 слайд![Memory Hierarchy Major](/documents_6/3b1ac5dbe54ace3276ff5fd31ddaec65/img39.jpg)
Содержание слайда: Memory Hierarchy
Major constraints in memory
Amount
Speed
Expense
Faster access time, greater cost per bit
Greater capacity, smaller cost per bit
Greater capacity, slower access speed
№41 слайд![The Memory Hierarchy Going](/documents_6/3b1ac5dbe54ace3276ff5fd31ddaec65/img40.jpg)
Содержание слайда: The Memory Hierarchy
Going down the hierarchy
Decreasing cost per bit
Increasing capacity
Increasing access time
Decreasing frequency of access to the memory by the processor
№42 слайд![Secondary Memory Auxiliary](/documents_6/3b1ac5dbe54ace3276ff5fd31ddaec65/img41.jpg)
Содержание слайда: Secondary Memory
Auxiliary memory
External
Nonvolatile
Used to store program and data files
№43 слайд![Roadmap Basic Elements](/documents_6/3b1ac5dbe54ace3276ff5fd31ddaec65/img42.jpg)
Содержание слайда: Roadmap
Basic Elements
Processor Registers
Instruction Execution
Interrupts
The Memory Hierarchy
Cache Memory
I/O Communication Techniques
№44 слайд![Cache Memory Invisible to the](/documents_6/3b1ac5dbe54ace3276ff5fd31ddaec65/img43.jpg)
Содержание слайда: Cache Memory
Invisible to the OS
Interacts with other memory management hardware
Processor must access memory at least once per instruction cycle
Processor speed faster than memory access speed
Exploit the principle of locality with a small fast memory
№45 слайд![Principal of Locality More](/documents_6/3b1ac5dbe54ace3276ff5fd31ddaec65/img44.jpg)
Содержание слайда: Principal of Locality
More details later but in short …
Data which is required soon is often close to the current data
If data is referenced, then it’s neighbour might be needed soon.
№46 слайд![Cache and Main Memory](/documents_6/3b1ac5dbe54ace3276ff5fd31ddaec65/img45.jpg)
Содержание слайда: Cache and Main Memory
№47 слайд![Cache Principles Contains](/documents_6/3b1ac5dbe54ace3276ff5fd31ddaec65/img46.jpg)
Содержание слайда: Cache Principles
Contains copy of a portion of main memory
Processor first checks cache
If not found, block of memory read into cache
Because of locality of reference, likely future memory references are in that block
№48 слайд![Cache Main-Memory Structure](/documents_6/3b1ac5dbe54ace3276ff5fd31ddaec65/img47.jpg)
Содержание слайда: Cache/Main-Memory
Structure
№49 слайд![Cache Read Operation](/documents_6/3b1ac5dbe54ace3276ff5fd31ddaec65/img48.jpg)
Содержание слайда: Cache Read Operation
№50 слайд![Cache Design Issues Main](/documents_6/3b1ac5dbe54ace3276ff5fd31ddaec65/img49.jpg)
Содержание слайда: Cache Design Issues
Main categories are:
Cache size
Block size
Mapping function
Replacement algorithm
Write policy
№51 слайд![Size issues Cache size Small](/documents_6/3b1ac5dbe54ace3276ff5fd31ddaec65/img50.jpg)
Содержание слайда: Size issues
Cache size
Small caches have significant impact on performance
Block size
The unit of data exchanged between cache and main memory
Larger block size means more hits
But too large reduces chance of reuse.
№52 слайд![Mapping function Determines](/documents_6/3b1ac5dbe54ace3276ff5fd31ddaec65/img51.jpg)
Содержание слайда: Mapping function
Determines which cache location the block will occupy
Two constraints:
When one block read in, another may need replaced
Complexity of mapping function increases circuitry costs for searching.
№53 слайд![Replacement Algorithm Chooses](/documents_6/3b1ac5dbe54ace3276ff5fd31ddaec65/img52.jpg)
Содержание слайда: Replacement Algorithm
Chooses which block to replace when a new block is to be loaded into the cache.
Ideally replacing a block that isn’t likely to be needed again
Impossible to guarantee
Effective strategy is to replace a block that has been used less than others
Least Recently Used (LRU)
№54 слайд![Write policy Dictates when](/documents_6/3b1ac5dbe54ace3276ff5fd31ddaec65/img53.jpg)
Содержание слайда: Write policy
Dictates when the memory write operation takes place
Can occur every time the block is updated
Can occur when the block is replaced
Minimize write operations
Leave main memory in an obsolete state
№55 слайд![Roadmap Basic Elements](/documents_6/3b1ac5dbe54ace3276ff5fd31ddaec65/img54.jpg)
Содержание слайда: Roadmap
Basic Elements
Processor Registers
Instruction Execution
Interrupts
The Memory Hierarchy
Cache Memory
I/O Communication Techniques
№56 слайд![I O Techniques When the](/documents_6/3b1ac5dbe54ace3276ff5fd31ddaec65/img55.jpg)
Содержание слайда: I/O Techniques
When the processor encounters an instruction relating to I/O,
it executes that instruction by issuing a command to the appropriate I/O module.
Three techniques are possible for I/O operations:
Programmed I/O
Interrupt-driven I/O
Direct memory access (DMA)
№57 слайд![Programmed I O The I O module](/documents_6/3b1ac5dbe54ace3276ff5fd31ddaec65/img56.jpg)
Содержание слайда: Programmed I/O
The I/O module performs the requested action
then sets the appropriate bits in the I/O status register
but takes no further action to alert the processor.
As there are no interrupts, the processor must determine when the instruction is complete
№58 слайд![Programmed I O Instruction](/documents_6/3b1ac5dbe54ace3276ff5fd31ddaec65/img57.jpg)
Содержание слайда: Programmed I/O
Instruction Set
Control
Used to activate and instruct device
Status
Tests status conditions
Transfer
Read/write between process register and device
№59 слайд![Programmed I O Example Data](/documents_6/3b1ac5dbe54ace3276ff5fd31ddaec65/img58.jpg)
Содержание слайда: Programmed
I/O Example
Data read in a word at a time
Processor remains in status-checking look while reading
№60 слайд![Interrupt-Driven I O](/documents_6/3b1ac5dbe54ace3276ff5fd31ddaec65/img59.jpg)
Содержание слайда: Interrupt-Driven I/O
Processor issues an I/O command to a module
and then goes on to do some other useful work.
The I/O module will then interrupt the processor to request service when it is ready to exchange data with the processor.
№61 слайд![Interrupt- Driven I O](/documents_6/3b1ac5dbe54ace3276ff5fd31ddaec65/img60.jpg)
Содержание слайда: Interrupt-
Driven I/O
Eliminates needless waiting
But everything passes through processor.
№62 слайд![Direct Memory Access](/documents_6/3b1ac5dbe54ace3276ff5fd31ddaec65/img61.jpg)
Содержание слайда: Direct Memory Access
Performed by a separate module on the system
When needing to read/write processor issues a command to DMA module with:
Whether a read or write is requested
The address of the I/O device involved
The starting location in memory to read/write
The number of words to be read/written
№63 слайд![Direct Memory Access I O](/documents_6/3b1ac5dbe54ace3276ff5fd31ddaec65/img62.jpg)
Содержание слайда: Direct Memory Access
I/O operation delegated to DMA module
Processor only involved when beginning and ending transfer.
Much more efficient.